Abstract-Conventional single-phase power-factor-correction (PFC) rectifiers with active power decoupling capability typically require more than three active switches in their circuits. By exploring the concept of power-buffer cell, a new single-stage PFC rectifier with two active switches, one inductor and one small power-buffering capacitor is reported in this paper. The proposed converter can achieve high-power factor, wide output voltage range, and power decoupling function without using electrolytic capacitor. Additionally, an automatic power decoupling control scheme that is simple and easy to implement is proposed in this paper. The operating principle, control method, and design considerations of the proposed rectifier are also provided. A 100-W prototype with ac input voltage of 110 Vrms and a regulated dc output voltage ranging from 30 to 100 V has been successfully designed and practically tested. The experimental results show that with only a 15 µF power-buffering film capacitor, the proposed converter can achieve an input power factor of over 0.98, peak efficiency of 93.9%, and output voltage ripple of less than 3%, at 100-W output power.
I. INTRODUCTION

S
INGLE-PHASE power-factor-correction (PFC) rectifiers have been a preferred solution for a broad range of applications such as power supplies/chargers and lighting because of their circuit simplicity and low system cost. In offline ac to dc power conversion, ripple power of double-line frequency is injected from the ac source into the dc output [1] - [4] . Traditionally, large electrolytic capacitors (E-caps) or large inductors are used at the dc output terminal for buffering the ripple power [4] - [6] . However, an E-cap can take up a significant amount of the system volume (e.g., up to 80% in [7] ) and can severely limit system's reliability [8] . Incorporation of active power decoupling control along with a slight modification of the rectifier has been found to be an effective approach that can significantly reduce the capacitance requirement necessary for power buffering [1] , [7] , [9] - [12] , [27] . With these solutions, ripple power can be diverted from the dc output into an external capacitor via an additional power decoupling circuit. Energy (E) stored in a capacitor (C) is E = 0.5 CV 2 . By allowing a large voltage (V) across the capacitor, only a small capacitor is required for storing a significant amount of ripple power [1] . Therefore, nonelectrolytic capacitors (non-E-caps) with long lifetime (e.g., film capacitors, ceramic capacitors) can be used with the rectifier circuit in lieu of the E-caps.
The use of active power decoupling in rectifiers seems to work against the principle of system volume reduction. To simplify the circuit structure, several attempts based on circuit integration have been made (e.g., component sharing between a PFC rectifier and a power-decoupling circuit [10] , [13] - [20] ). Yet, a minimum of three active switches and two inductors are still needed with such solutions [10] . Some new advancement has been reported in [21] , which describes a new two-switch rectifier with active power decoupling capability. The rectifier is compact, reliable, and cost effective. The basic idea of this work is to introduce a type of series power buffer cell into the conventional buck PFC rectifier topology such that two extra operating states are created, i.e., a power charging state and a power discharging state [22] , [23] . Power decoupling can therefore be easily achieved via controlling the duration of the two states. One major limitation of this rectifier, however, is that its output voltage range is limited to only half of the peak input voltage. Furthermore, the complementary control scheme used in this rectifier is based on an indirect form of open-loop control involving a complicated power-decoupling loop. In its control, the input ac current and output voltage are not directly regulated (they are not control variables). Instead, only the voltage of the power-buffering capacitor is directly controlled. The duty cycle commands are derived based on complicated openloop calculations using measurements of the power-buffering capacitor voltage, the inductor current, the input voltage and the referenced (desired) output voltage information. Even with such complexity, however, the control is unable to provide accurate regulation of the output voltage and the instantaneous power stored by the power-buffering capacitors.
In this paper, the concept of series power buffer cell is further explored. By rotating the basic circuit cell in [21] , a new type of Fig. 1 . The basic three-terminal cell that is proposed in [21] .
two-switch buck-boost PFC rectifier is derived. This rectifier can achieve good PFC, output voltage regulation, and power decoupling capabilities, all in a single stage. As compared to previous work presented in [21] , the proposed rectifier has a new feature of having a wide output voltage range. Furthermore, a novel closed-loop control scheme that can directly regulate the input current and output voltage is proposed. It should be emphasized that, different from all existing control schemes employed in a rectifier with an active power decoupling function, the proposed control scheme achieves automatic power decoupling without a power decoupling loop. This enables a low cost controller to be used in the design. The feasibility of the newly modified twoswitch rectifier together with the automatic decoupling control is verified through both simulation and experiments on a 100-W prototype using a 15 μF long-lifetime non-E capacitor. A full comparison between the work in [21] and the proposed rectifier is also provided.
II. DERIVATION OF A NEW TWO-SWITCH SINGLE-PHASE RECTIFIER
The two-switch topology presented in [21] can be viewed as a basic cell having three terminals labeled as a, b, and c, connected between a diode-bridge rectifier and an output sink (see Fig. 1 ). In particular, the rectifier in [21] has a connection of a-A, b-B, c-C. Its operation is similar to that of a conventional buck PFC rectifier except that it has an additional power buffering capability. Recall that a rotation of the three-terminal cell of a buck converter could lead to other topologies (e.g., a buck-boost converter and a boost converter) [24] . Here, the basic cell in Fig. 1 can be manipulated in a similar way. One example is to flip it around the terminal a, forming a new connection of a-A, b-C, c-B. By replacing the switches S A and S B with power MOSFETs and taking care of the voltage polarity, a new two-switch rectifier is derived, as shown in Fig. 2(a) . This new circuit requires new operating principle and control scheme, which are the focuses of this paper.
As it can be observed from Fig. 2 , the circuit configuration of the new two-switch rectifier [see Fig. 2(a) ] is similar to that of a conventional buck-boost PFC rectifier [see Fig. 2(b) ], except that one extra active switch S A and one energy-buffering capacitor C S are needed. The introduction of these two components creates two new operation states that enable a charging and discharging operation of the capacitor C S . Similar to the two-switch buck PFC rectifier described in [21] , the new rectifier thus has an additional power decoupling capability, in addition to PFC and output voltage regulation. As a result, the capacitance requirement in the new rectifier is low as compared to that in the conventional buck-boost PFC rectifier. This will lead to an improved circuit design with a higher power density and a higher reliability. A detailed capacitor sizing analysis of the two-switch buck-boost PFC rectifier and the conventional buck-boost PFC rectifier will be provided in Section V.
III. OPERATING PRINCIPLES
A. Operating States
By employing two active switches and assuming a continuous-conduction-mode of operation, the rectifier has four operation states. They are depicted in Fig. 3 as State 1-State 4.
During State 1, the inductor L is charged by the input voltage |v g | and during State 2, it is discharged to the load (C o and R o ). This process is identical to that of a conventional buckboost converter since the power-buffering capacitor C S is in idle mode. In State 3 and State 4, C S is a part of the power flow path and can operate actively to store and release energy. More specifically, C S is charged by the inductor current in State 3, while C S is discharged to the load in State 4. By controlling the duration of State 3 (capacitor charging state) and State 4 (capacitor discharging state), active power decoupling of the ripple power with C S is viable. Table I summarizes the corresponding charging/discharging states of C S and L with respect to the four switching states. 
B. Steady-State Circuit Analysis
Based on Table I , the duty ratios of the switches S A and S B are
Given the directons defined in Fig. 3 , the average input current i g , the output current i o , and the capacitor charging current i c over one switching period T s are related to
where i L is the average inductor current over T s . According to (6) , when d 3 > d 4 , the average capacitor current over T s is positive and C S is charged, whereas when d 3 < d 4 , the average capacitor current is negative and C S is discharged. Summation of (4) and (5) yields the steady-state expression of i L as
Hence, the average inductor current is always higher than the average rectified input and the output current. Due to the timevarying term |i g |, the inductor current i L is not a dc quantity and contains a low-frequency ac variation. Consequently, there is always a net change of i L per switching period. Thus, the voltage-second balance principle cannot be applied to the inductor L (over the period of T s ) in order to determine the output voltage v o with respect to the duty ratios. Alternatively, based on the power balance principle, one has
where v c is the voltage of the power-buffering capacitor C S . Note that C S only absorbs ac ripple power at steady state. The average power that C S absorbs (i.e., p c ) over a line period T line is thus zero. Applying an average operator to both sides of (8) over a period of T line and combining it with (4) and (5) yields
Equation (9) is similar to the steady-state expression of v o in a dc-dc buck-boost converter. It describes the voltage-buck and -boost capability of the proposed rectifier. As will be shown below, there is no theoretical upper and lower boundary for the output voltage provided that the rectifier operates within the operating constraints.
C. Gate Signal Generation Method and Operating Constraints
According to (4)-(6), the duty ratios d 1 , d 2 , and d 4 can be expressed in terms of
Careful study of (10) suggests that there is a freedom in choosing d 3 . The proper design of d 3 can reduce the state-transition times, e.g., with three operating states per switching period in- 
By combining (10) and (11), the steady-state duty ratios
Note that (12) and (13) are valid only for the modulation method, as shown in Fig. 4 . Various other carriers, such as two in-phase sawtooth/triangular carriers, can also be used to generate the gate signal. However, the effective operating states within a switching period will become different. Comparisons of different modulation methods and their effects over the system performance are beyond the scope of this paper. Nevertheless, it is interesting to note that the duty cycles d A and d B are independent of the modulation methods. Based on (2), (3), and (10), d A and d B can be derived as
To ensure proper circuit operation, d A , d B , and d 1 − d 4 must be operating within the range of 0-100%. Examination of (12)- (14) yields one operating constraint of the rectifer, that is,
With reference to Fig. 3 , a second operating constraint is
If (16) is violated, diode D r will be forward-biased during State 2 and State 4, and will therefore be falsely turned ON. The operating constraints established in (15) and (16) imply no direct correlation between the input current i g and output current i o . Based on the understanding of power balance principle, the rectifier has therefore no limitation on its voltage conversion ratio provided that (15) and (16) 
IV. CONTROL STRATEGY WITH AUTOMATIC POWER DECOUPLING
Ideally, a feed-forward control-based simply on the calculation of (12) and (13) can be employed to achieve a desired circuit operation. In practice, such an open-loop control will cause the output voltage, power-buffering capacitor voltage, and inductor current to drift from their nominal values, due to the component tolerances, converter nonlinearity, and power losses. A novel closed-loop control is hence proposed in this paper to compensate these nonidealities. A well-shaped input current and regulated output voltage can therefore be attained.
According to Fig. 3 , the state-space equations describing the dynamics of the inductor current i L , the output capacitor voltage v o , and the power-buffering capacitor voltage v c are, respectively,
where R o is the load resistance, d A and d B are the control inputs, v g is the system input, i L , v o , and v c are the state variables and are also the control outputs.
Equations (17)- (19) indicate that the system dynamics is highly nonlinear due to the product operation of the control inputs and the time-varying state variables. Consequently, with d A and d B as control inputs, it is not a trivial task to design a controller for the system in order to achieve a specific dynamic performance.
Since the focus of this paper is to demonstrate the functionality of the proposed two-switch PFC rectifier in performing PFC, output voltage regulation and power decoupling, the controller design here is simplified based on a simple controllability analysis.
The switching functions of S A and S B are, respectively, defined as s a and s b , where s i ∈ 0, 1 and i ∈ a, b. s i = 1 indicates that the corresponding switch is ON, and s i = 0 indicates that the corresponding switch is OFF. According to (18) , the different situations of the switching action can be described as follows: 
1) when
and i L decreases. The above analysis shows that i L has a monotonic relationship with the switching action of S B , despite the state of S A . Therefore, i L is controllable through S B .
Once the switching actions for S A and S B are determined so that i L and v o are regulated at their desired values, the instantaneous input and output power can be determined. As a result, their power difference (the ripple power) will automatically be transferred to the power-buffering capacitor C S . There is no need to involve a power decoupling control for regulating v c which is typically required in conventional rectifiers with power decoupling function. The dynamic variation of v C is mathematically described in (19) . The elimination of a sophisticated power decoupling loop greatly simplifies the controller design and enables a low-cost control unit to be used for implementing the control. . Power-buffering capacitance requirement for a conventional buckboost PFC rectifier (with a peak-to-peak ripple factor of 15% and 20%) and for the proposed PFC rectifier (with maximum capacitor voltage of 300 and 400 V). Fig. 5(b) shows the simulation results of the proposed rectifier using the control scheme shown in Fig. 7 . It can be seen that the input current i g is sinusoidal and is in phase with the input voltage v g . The output voltage is fairly constant at 100 V with negligible low-frequency ripple. Additionally, the average voltage of the power-buffering capacitor v c is regulated at 300 V and v c is fluctuating significantly. The low-frequency pulsating waveform of v c indicates that C S is performing the power decoupling function, even though no active power decoupling control is applied. By comparing Fig. 5(a) with Fig. 5(b) , one can see that the waveforms in Fig. 5(b) are well predicted, except that there are some deviations in the duty cycles d A and d B . The reasons for causing the deviations are twofold: first, the effect of the system's nonlinearity, such as power losses, dead time for driving the active switches, etc., have been included in the simulation. Second, the control variables are somehow coupled [which can be seen from (17)- (19) ] and thus their dynamics are disturbed by each other. To obtain better performance, a new set of controller must be designed considering the above two issues.
V. DESIGN CONSIDERATIONS
A. Power-Buffering Capacitor Design
In a single-phase unity-power-factor rectifier, the instantaneous voltage of the power-buffering capacitor [1] , [7] , [21] is
where V C min is the minimum voltage of v c , P o is the output power, and ω is the line frequency. The expression is derived assuming zero power loss in the converter and zero low-frequency energy storage in the main inductor L and in the output capacitor C o . According to (16) , a sufficient condition for V C min is
where V g is the peak amplitude of v g and V o is the average value of v o . Based on (20) , the maximum value of v c can be obtained as
The dc voltage rating of C S should be sufficiently higher than that indicated in (22).
On the other hand, the current of C S is i c (t) = − P o cos (2ωt)
When 2ωt = π, i c becomes its maximum, i.e.,
and when 2ωt = 0, i c becomes its minimum, i.e.,
To comply with the operating constraint of (15), a sufficient condition for I C max and I C min is (26) where I g is the peak amplitude of the input current i g . It can be easily verified that (26) always holds when (21) is met. This means that the capacitance value of C S can be solely determined based on (21) . In practice, V C max is often prespecified. Equations (21) and (22) indicate that the minimum capacitance required is
As a result, a larger value of V C max leads to a smaller capacitance for C S . On the other hand, for a conventional PFC rectifier without active power decoupling, such as the buck-boost-type PFC rectifier, as shown in Fig. 3(b) , the output capacitance requirement is [1] , [7] , [21] 
where k r is the peak-to-peak ripple factor (the ratio of the peakto-peak variation of v o over V o ). Based on (27) and (28), the minimum capacitance required for achieving power buffering in a conventional buck-boost PFC rectifier and in the proposed two-switch PFC rectifier at different output voltage levels are plotted in Fig. 7 . For the entire range of V o , the capacitance value of C S is much smaller than that of C o . The two-switch rectifier can hence achieve a more compact and reliable system design. On the other hand, as the inductor current flows through each switching component, the current ratings for D r , D A , S A , and S B are identical and should be higher than the maximum inductor current. 
B. Active Switches and Diodes Design
S B D r D A State 1 v c − v o − |v g | 0 0 v c State 2 0 v c v c − v o − |v g | 0 State 3 v c − v o − |v g | v c 0 0 State 4 0 0 v c − v o − |v g | v c Minimum voltage rating V C m a x − V o V C m a x V C m a x − V o V C m a x
C. Inductor Design
The two design criteria for the main inductor L are: first, the high-frequency inductor current ripple should be kept within a prespecified range, e.g., Δi L rated and second, the rectifier should have a continuous conduction mode (CCM) of operation.
With reference to Fig. 3 , the inductor current ripple can be expressed as
during the charging phase, and
during the discharging phase. To meet the design criteria (i), the minimum inductance is given as
(31) Meanwhile, to guarantee CCM operation, a sufficient condition is
According to (7), the minimum inductor current i L min occurs when i g = 0, i.e., i L min = I o . When i g = 0, the instantaneous input power is zero and the rectifier is operating in capacitor discharging phase with i c at its minimum. Using (30), the minimum inductance needed to meet the design criteria (ii) is
Therefore, the minimum L should be
D. Gate Driving Method
Gate driving of the two active switches can be achieved via a high and low side driving IC, such as IR2102 [25] . A typical gate driving diagram is depicted in Fig. 8 , of which the Com node of the driving IC is connected to the circuit ground (the source of S A ), and the switching node V s is connected to the node X (the source of S B ). According to Fig. 3 , whenever the rectifier enters into State 2 (i.e., S A and D A are conducting), the node X (or the switching node V s ) will be connected to the ground and the bootstrap capacitor C bs will Fig. 8 . Gate driving circuit using a high and low side driver IR2102. be charged by V cc (i.e., 15 V) through D bs . The charge stored in C bs will then be used for driving S B during State 1 and/or State 4. This process is repeated for every switching period.
The power supply V cc of the driving IC and other control ICs can be obtained in a similar way as that in a conventional PFC rectifier [26] . During the converter start-up, a ResistorCapacitor network behind the diode bridge rectifier will provide the initial energy for the driving IC, while during the steady state, a coupled winding from the inductor L will supply the required energy.
E. Start-Up Protection
Care must be taken during the start-up period. As indicated in Fig. 9(a) , when the ac source is initially activated, there will be an inrush current flowing through the power buffering capacitor C s , the body diode of S A and the load (C o and R o ) . Unfortunately, the current direction through C o and R o is reversed to that in the steady-state operation. This will lead to a short negative spike in v o during the start-up and the load can be potentially damaged if it cannot withstand a negative voltage.
A simple solution is shown in Fig. 9(b) , where an antiparallel diode D pass is augmented in parallel with the load. During the start-up, D pass will be forward biased by the inrush current and 
Static voltage conversion ratio
Wider range Fig. 10 . the load is refrained from a negative current flowing through it. Therefore, the output voltage will be immune from an undesired negative voltage spike. To ensure a safe operation, the minimum voltage ratings of D pass should be higher than the maximum output voltage.
VI. COMPARISON OF THE TWO-SWITCH BUCK RECTIFIER WITH THE PROPOSED TWO-SWITCH BUCK-BOOST RECTIFIER
By following the similar procedures described in Sections III-V, one is able to examine the two-switch buck recitifier reported in [21] . Full comparisons between the work in [21] and the proposed two-switch buck-boost rectifier are summarized in Table III.  Table III clearly shows that the two-switch buck-boost rectifier has the merits of wider output voltage range and lower voltage rating requirements for S A and D A , as compared to the two-switch buck rectifier. However, the two-switch buck-boost rectifier mandates a higher current rating for the inductor L and a higher voltage rating for the power-buffering capacitor C S . They are the two major limitations of the proposed topology. Therefore, when designing C s for the proposed two-switch rectifier, one must take into consideration the maximum possible input/output voltage at the same time. Fig. 10 . It can be observed that the variation ranges of d A and d B within a line period are wider for the two-switch buck rectifier than that for the two-switch buck-boost rectifier, and the maximum inductor current ripple is larger in the former than that for the latter. The second observation suggests that, based on the same inductor current ripple requirement, an inductor L with a smaller inductance value can be selected for the two-switch buck-boost rectifier.
At V o = 75 V (i.e., half of the peak input voltage), the minimum d A in the two-switch buck rectifier decreases to zero. 
VII. EXPERIMENTAL VERIFICATION
A 100-W prototype for ac input of 110 Vrms/50 Hz with the component specifications given in Table IV has been constructed and tested. The circuit configuration is based on Fig. 2(a) and the control implementation are realized through a DSP controller (Model number: TMS320F28069). A high and low side gate driver IR2102 and the start-up-protection diode are adopted. The front-end electromagnetic interference (EMI) filter in the prototype is a conventional π-shape C-L-C filter with a cutoff frequency of 1.2 kHz. To reduce the switching loss and conduction loss, MOSFETs with low drain-source on-resistance (R dc(ON) ) and junction charges are selected for S A and S B . In addition, Silicon-Carbide (SiC) diode with zero reverse recovery charge is chosen for D A . Finally, the power-buffering capacitor C S is selected based on the design curves, illustrated in Fig. 7 . A 15 μF film capacitor with long lifetime is chosen. Fig. 11(a) shows the steady-state waveforms of the input voltage v g , line current i g , output voltage V o , and the voltage of the power-buffering capacitor v c . A sinusoidal line current that is in phase with the line voltage has been obtained. In addition, v o is precisely regulated at 100 V with a peak-peak ripple of merely 3 V (i.e., 3% of the average output voltage). The low-frequency varying waveform of v c indicates that C S is performing the power decoupling function. The measured v c is varying between 250 and 300 V for an output power of 100 W. The result is consistent with (28).
In Fig. 11(b) , the corresponding current waveforms of the rectifier are shown. As predicted in (7), which shows that the average inductor current i L is equal to the averaged sum of the rectified line current and the output current, the measured i L in Fig. 11(b) is always larger than the output current and is low-frequency pulsating. losses (including the diode reverse recovery losses) than those of S B and D A . Fig. 13 shows the switching waveforms of the inductor current and capacitor voltage with the gate driving signals of S A and S B . During the discharging phase (viewpoint A), the operating states are State 1, State 2, and State 4. During the charging phase (viewpoint C), the operating states are State 1, State 2, and State 3. During the transition interval from the discharging phase to the charging phase (viewpoint B), the period of State 4 gradually decreases to zero and that of State 3 increases. For all the operating points examined, the maximum number of operating states per switching period is three. These measurements confirm the feasibilities of the proposed gate signal generation method for minimizing the state-transition times.
The transient response of the proposed rectifier is also examined, as shown in Fig. 14 . In the experiment, the output voltage is step-changed from 45 to 55 V and then back to 45 V. In both scenarios, there are no overshoot/undershoot in the output voltage. The system remains stable and reaches steady state within two line cycles. In addition, no significant double-line frequency ripple in v o is observed before, during, and after the step-change interval. The ripple power (at steady state and during transient) is always diverted into C S automatically, even though no power decoupling loop is implemented in the control. Fig. 15(a) shows the measured efficiency curve of the proposed rectifier within the range of 40% to 100% of rated power with the same load resistance. The peak efficiency is around 93.9% and the efficiency curve is fairly flat within the overall power ranges. Fig. 15(b) shows the measured power factor and the input current total harmonic distortion (THD) versus the output power. The power factor is above 0.98 and the THD is less than 8.5%. The input current harmonics in the rectifier are in compliance with the requirement of IEC 61000-3-2 (Class C).
VIII. CONCLUSION
In this paper, a new two-switch PFC rectifier based on the concept of series power-buffer cell and the conventional buck-boost converter topology is reported. The rectifier, which comprises only two active switches, one inductor and one small powerbuffering capacitor, can achieve a high power factor and good voltage regulation over a wide range of output power. In addition, an automatic power decoupling control scheme that is simple to implement and easy to design is proposed for this rectifier. The resulting rectifier is hence simple, cost-effective, and reliable. Experimental results show that a peak efficiency of 93.9% is achievable, with a power factor of higher than 0.98 and a THD of less than 8.5%. Also, a mere of 3% voltage ripple has been achieved in a 100-W prototype with a 15 μF non-E-cap.
